API Registry JSON CSV exports Resources
Theme

Choose how MSRBot.io looks on this device.

Auto (match system) Light mode Dark mode

Preference is stored in this browser only.

SMPTE Motion Imaging Journal ( Volume: 123, Issue: 4, May 2014)
[ACTIVE]

A Design Approach to Creating Scalable Video Processing Systems beyond UHDTV1 on an FPGA

Metadata

Publisher
SMPTE
Doc Type
Journal Article
Article Type
orig-research
Abstract
An unquenchable end-user thirst for enhanced video quality results in ever-scaling video frame size and frame rate requirements. As we move from UHDTV1 to UHDTV2 and 120 frames/sec to 300 frames/sec, inevitably the computational complexity of video processing systems required to consume, process, and deliver video content increases. The need for solutions to support combinations of frame sizes and rates, as well as future increments, emphasizes the need for system scalability. The computational complexity and scalability requirements pose exciting challenges for field-programmable gate array (FPGA) implementation of video processing pipelines. This paper presents implementation techniques and methodologies to overcome these challenges. We specifically concentrate on architectures whereby the input per-pixel video sample rate exceeds the system clock rate. Novel results include classifying pixel processing orders and presenting a component-based design approach for future-proofing video processing solutions against an ever-scaling computational complexity requirement. Resource and memory bandwidth requirements of such systems are also analyzed and trends are presented.
Publication Date
2014-05-01
DOI
10.5594/j18415
Link
https://doi.org/10.5594/j18415
Author(s)
Benjamin Cope, David Shih
Source Data (JSON)

Full registry record with provenance metadata. Open directly: /api/doc/10.5594-j18415.json

Reference this Doc

Plain text (ISO 690 compliant)

Preview:
Benjamin Cope and David Shih; A Design Approach to Creating Scalable Video Processing Systems beyond UHDTV1 on an FPGA, SMPTE Motion Imaging Journal ( Volume: 123, Issue: 4, May 2014); SMPTE, 2014. Available at https://doi.org/10.5594/j18415
Snippet:
Benjamin Cope and David Shih; A Design Approach to Creating Scalable Video Processing Systems beyond UHDTV1 on an FPGA, SMPTE Motion Imaging Journal ( Volume: 123, Issue: 4, May 2014); SMPTE, 2014. Available at https://doi.org/10.5594/j18415

HTML (ISO 690 compliant)

Preview:
Benjamin Cope and David Shih; A Design Approach to Creating Scalable Video Processing Systems beyond UHDTV1 on an FPGA, SMPTE Motion Imaging Journal ( Volume: 123, Issue: 4, May 2014); SMPTE, 2014. Available at https://doi.org/10.5594/j18415
Snippet:
<span class="citation">Benjamin Cope and David Shih; <cite>A Design Approach to Creating Scalable Video Processing Systems beyond UHDTV1 on an FPGA</cite>, SMPTE Motion Imaging Journal ( Volume: 123, Issue: 4, May 2014); SMPTE, 2014. Available at <a href="https://doi.org/10.5594/j18415" target="_blank" rel="noopener">https://doi.org/10.5594/j18415</a></span>

SMPTE Icon SMPTE's HTML Pub

Preview:
Benjamin Cope and David Shih; A Design Approach to Creating Scalable Video Processing Systems beyond UHDTV1 on an FPGA, SMPTE Motion Imaging Journal ( Volume: 123, Issue: 4, May 2014); SMPTE, 2014
doi: 10.5594/j18415
url: https://doi.org/10.5594/j18415
Snippet:
<li>
Benjamin Cope and David Shih; <cite id="bib-10-5594-j18415">A Design Approach to Creating Scalable Video Processing Systems beyond UHDTV1 on an FPGA</cite>, SMPTE Motion Imaging Journal ( Volume: 123, Issue: 4, May 2014); SMPTE, 2014
<span class="doi">10.5594/j18415</span>
</li>