Current document root:
SMPTE Motion Imaging Journal ( Volume: 123, Issue: 2, March 2014)
Video Processing in an FPGA-Enabled Ethernet Switch
SMPTE • Journal Article • [Active]
Click a document below to open its own reference tree.
Referenced By
Docs that depend on Video Processing in an FPGA-Enabled Ethernet Switch
View:
·
Tree:
·
Level 1 — direct dependents (docs that cite this doc)
References Of
Docs that Video Processing in an FPGA-Enabled Ethernet Switch depend on
View:
·
Tree:
·
Level 1 — direct references (docs this doc cites)
- 1. Laabs M. , “SDI Over IP—Seamless Signal Switching in SMPTE 2022-6 and a Novel Multicast Routing Concept,” EBU Technical Review , Q4 , 2012 .EXTERNAL
- 2. SMPTE ST 2022-6 , “Transport of High Bit Rate Media Signals over IP Networks (HBRMT),” 2012 . http://standards.smpte.org .EXTERNAL
- 3. Kouadio A. , “SDI over IP Interoperability Tests,” presented at the EBU Network Technology Seminar, Geneva, Switzerland , June 2013 .EXTERNAL
- 4. Pro-MPEG Code of Practice No. 4, Release 1 , “Transmission of High Bit Rate Studio Streams over IP Networks,” July 2004 .EXTERNAL
- 5. SMPTE ST 296 , “1280 × 720 Progressive Image 4:2:2 and 4:4:4 Sample Structure—Analog and Digital Representation and Analog Interface,” 2012 .EXTERNAL
- 6. SMPTE ST 292-1 , “1.5 Gb/s Signal/Data Serial Interface,” 2013 .EXTERNAL
- 7. GitHub , “FoxNeo Advanced Technology: SMPTE 2022-6 Dissector,” https://github.com/FOXNEOAdvancedTechnology/smpte2022-6-dissector .EXTERNAL
- 8. SMPTE RP 168 , “Definition of Vertical Interval Switching Point for Synchronous Video Switching,” 2009 .EXTERNAL
- 9. IEEE Standard 1588 , “IEEE Standard for a Precision Clock Synchronization Protocol for Networked Measurement and Control Systems,” 2008 .EXTERNAL