A New Programming Methodology for Broadcast Video Encoding Using a Massively Parallel Processor Achitecture

Metadata

Publisher: SMPTE — White Plains, NY, USA
Doc Type: Journal Article
Content Type: Original Research
Abbreviated Title: SMPTE Mot. Imag. J
Volume: 120, No. 3, pp. 45–54
Abstract: Higher quality video encoding is only one of many requirements in an industry increasingly interested in lower power consumption, upgradable standards flexibility, and lower cost. To date, meeting all needs at the same time has been unachievable, limited by inefficiencies in underlying silicon architectures and traditional programming methodologies. Legacy processing solutions using arrays of field programmable gate arrays (FPGAs), digital signal processors (DSPs), general purpose processors (GPPs), or inflexible application specific integrated circuits (ASICs) have forced designers to make feature set tradeoffs and solutions that do not scale well with increasing pixel rates. A new approach using a dataflow programming methodology and a massively parallel processor array introduces a step in improvement in meeting tomorrow's equipment requirement with respect to computationally intensive algorithms such as H.264 Hi10P, Level 4.1 or greater. This development flow allows for (1) rapid deployment, (2) software-defined implementation that is upgradable for new features or algorithm enhancements, and (3) high-quality/low power video encoding at the point of capture. We present two key components of an H.264 encoder—Context Adaptive Binary Arithmetic Coding (CABAC) and motion estimation—and demonstrate the application of the dataflow methodology on a massively parallel processor.
Publication Date: 2011-04-01
DOI: 10.5594/j18030
ISSN: Print: 1545-0279
Link: https://doi.org/10.5594/j18030
Author(s): Michael W. Bruns
Martin A. Hunt
Lin Tong
Keith Bindloss
Copyright: © 2011 Society of Motion Picture and Television Engineers, Inc.

Bibliographic Reference(s)

Kuon I. Rose J. , “Measuring the Gap Between FPGAs and ASICs,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD ), 26 ( 2 ): 203 – 215 , Feb. 2007 . EXTERNAL
DARPA Broad Agency Announcement , “Cognitive Radio Low-Energy Signal Analysis Sensor ICs (CLAA SIC),” Microsystems Technology Office : Arlington, VA , DARPA-BAA-10-77, 8/31/2010, p. 6 . EXTERNAL
Intel Core i7 Desktop Processor Family , http://ark.intel.com . EXTERNAL
Jing Xuan Chau Lap-Pui , “An Efficient Three Step Search Algorithm for Block Motion Estimation,” IEEE Trans. Multimedia , 6 ( 3 ): 435 – 438 , June 2004 . EXTERNAL
Po L. M. Ma W. C. , “A Novel Four-Step Search Algorithm for Fast Block Motion Estimation,” IEEE Trans. CSVT , 6 ( 3 ): 313 – 317 , June 1996 . EXTERNAL
Lin C-C Lin Y-L Chang T-S , “PMRME: A Parallel Multi-Resolution Motion Estimation Algorithm and Architecture for HDTV Sized H.264 Video Coding,” IEEE Inter. Conf. on ICASSP , 2 : 385 – 388 , April 2007 . EXTERNAL
Nickols J. Buck I. Garland M. Skadron K. , “Scalable Parallel Programming with CUDA,” ACM Queue , 6 ( 2 ): 40 – 53 , Mar./Apr. 2008 . EXTERNAL
ITU-T Recommendation H.264 , “Advanced Video Coding for Generic Audiovisual Services,” International Telecommunications Union , Geneva , 2005 . EXTERNAL
Kahn G. , “The Semantics of a Simple Language for Parallel Programming,” Information Processing 74 , North Holland Publishing Company : Amsterdam , pp. 471 – 475 , 1974 . EXTERNAL
Lee E. Parks T. , “Dataflow Process Networks,” Proc. of the IEEE , pp. 773 – 799 , May 1995 . EXTERNAL
Chandra R. Menon R. Dagon L. Kohr D. Maydan D. MacDonald J. , Parallel Programming in OpenMP , p. 230 , Morgan Kaufmann : San Francisco , 2001 . EXTERNAL
Butts M. , “Synchronization Through Communication in a Massively Parallel Processor Array,” IEEE Micro , 27 ( 5 ): 32 – 40 , Sept.–Oct. 2007 . EXTERNAL
Message Passing Interface Forum , “MPI: A Message-Passing Interface Standard,” http://www.mpi-forum.org . EXTERNAL
Mascarin A. Thieret S. , “Comparison of Embedded Solutions for Signal and Image Processing: GPU vs. Intel Core i7 vs. MPC8641D,” Mercury Computer Systems : http://www.mc.com/uploadedfiles/Comparison-of-embedded-solutions.pdf , 2010 . EXTERNAL

Source Data (JSON)

Full registry record with provenance metadata. Open directly: /api/doc/10.5594-j18030.json

Reference Tree

Explore all references and references to this document, as a navigable tree.

Open Reference Tree

Reference this Doc

Plain text (ISO 690 compliant)

Preview:

Michael W. Bruns, Martin A. Hunt, Lin Tong, and Keith Bindloss; A New Programming Methodology for Broadcast Video Encoding Using a Massively Parallel Processor Achitecture, SMPTE Motion Imaging Journal ( Volume: 120, Issue: 3, April 2011); SMPTE, 2011. Available at https://doi.org/10.5594/j18030

Snippet:

Michael W. Bruns, Martin A. Hunt, Lin Tong, and Keith Bindloss; A New Programming Methodology for Broadcast Video Encoding Using a Massively Parallel Processor Achitecture, SMPTE Motion Imaging Journal ( Volume: 120, Issue: 3, April 2011); SMPTE, 2011. Available at https://doi.org/10.5594/j18030

HTML (ISO 690 compliant)

Preview:

Snippet:

<span class="citation">Michael W. Bruns, Martin A. Hunt, Lin Tong, and Keith Bindloss; <cite>A New Programming Methodology for Broadcast Video Encoding Using a Massively Parallel Processor Achitecture</cite>, SMPTE Motion Imaging Journal ( Volume: 120, Issue: 3, April 2011); SMPTE, 2011. Available at <a href="https://doi.org/10.5594/j18030" target="_blank" rel="noopener">https://doi.org/10.5594/j18030</a></span>

SMPTE's HTML Pub

Preview:

Snippet:

<li>
Michael W. Bruns, Martin A. Hunt, Lin Tong, and Keith Bindloss; <cite id="bib-10-5594-j18030">A New Programming Methodology for Broadcast Video Encoding Using a Massively Parallel Processor Achitecture</cite>, SMPTE Motion Imaging Journal ( Volume: 120, Issue: 3, April 2011); SMPTE, 2011
<span class="doi">10.5594/j18030</span>
</li>