A New Programming Methodology for Rapid Deployment of Computationally Intensive Broadcast Codecs

Metadata

Publisher: SMPTE — White Plains, NY
Doc Type: Conference Paper
Content Type: Original Research
Volume: 2010, No. 10, pp. 1–14
Abstract: Higher quality video encode is only one of many requirements in an industry increasingly interested in lower power consumption, upgradable standards flexibility, and lower cost. To date, meeting all needs at the same time has been unachievable, limited by inefficiencies in underlying silicon architectures and traditional programming methodologies. Legacy processing solutions using arrays of FPGAs, DSPs, GPPs or inflexible ASICs have forced designers to make feature set tradeoffs and solutions that do not scale well with increasing pixel rates. A new approach using a dataflow programming methodology and a massively parallel processor array introduces a technical discontinuity in meeting tomorrow's equipment requirement with respect to computationally intensive algorithms such as H.264 Hi10P, Level 4.1 or greater. This development flow allows for 1) rapid deployment 2) software defined implementation that is upgradable for new features or algorithm enhancements, 3) high quality/low power video encode at the point of capture. We present two key components of a H.264 encoder, CABAC and motion estimation, and demonstrate the application of the dataflow methodology on a massively parallel processor.
Publication Date: 2010-10-01
DOI: 10.5594/M001387
Link: https://doi.org/10.5594/M001387
Author(s): Michael W. BrunsCoherent Logix, Inc.
Martin A. HuntCoherent Logix, Inc.
Lin TongCoherent Logix, Inc.
Keith BindlossCoherent Logix, Inc.
Copyright: © 2010 Society of Motion Picture and Television Engineers, Inc.

Bibliographic Reference(s)

1. Kuon I. Rose J. , “Measuring the Gap between FPGAs and ASICs,” FPGA'06 , February 22–24, 2006 , Monterey , California, USA . EXTERNAL
10. DARPA Broad Agency Announcement , “Cognitive radio Low-energy signal Analysis Sensor ICs (CLASIC)” , Microsystems Technology Office DARPA-BAA-10-77, 8/31/2010, p.6. EXTERNAL
11. Intel® Core™ i7 Desktop Processor Family, http://ark.intel.com/ . EXTERNAL
12. Jing Xuan Chau Lap-Pui , “An efficient three step search algorithm for block motion estimation,” IEEE Trans. On Multimedia , vol. 6 , no. 3 , June 2004 . EXTERNAL
13. Po L.M. Ma W.C. , “A novel four-step search algorithm for fast block motion estimation,” IEEE Trans. On CSVT , vol. 6 , no. 3 , pp 313 – 317 , June 1996 . EXTERNAL
14. Lin C-C Lin Y-L Chang T-S , “PMRME: A parallel multi-resolution motion estimation algorithm and architecture for HDTV sized H.264 video coding,” IEEE Inter. Conf. on ICASSP , vol. 2 , pp 385 – 388 , April 2007 . EXTERNAL
2. Nickols J. , “Scalable Parallel Programming with CUDA” , ACM Queue , Vol. 6 , No. 2 (March/April 2008 ), pp. 40 – 53 . EXTERNAL
3. ITU-T H.264 , “Advanced video coding for generic audiovisual services,” March, 2005 . EXTERNAL
4. Kahn G. , “The semantics of a simple language for parallel programming,” Information Processing 74 , North Holland Publishing Company , 1974 . pp. 471 – 475 . EXTERNAL
5. Lee E. Parks T. , “Dataflow process networks,” Proceedings of the IEEE , May, 1995 . EXTERNAL
6. Chandra R. , Parallel programming in OpenMP , Morgan Kaufmann , San Francisco , 2001 . EXTERNAL
7. Butts M. , “Synchronization through communication in a massively parallel processor array,” IEEE Micro , September-October, 2007 . pp. 32 – 40 . EXTERNAL
8. “MPI: A Message-Passing Interface Standard,” Message Passing Interface Forum, June, 1993 . http://www.mpi-forum.org/ . EXTERNAL
9. “Comparison of Embedded Solutions for Signal and Image Processing: GPU vs. Intel Core i7 vs. MPC8641D,” Mercury Computer Systems 2010, Chelmsford, MA 01824-2820 USA, 2p. EXTERNAL

Source Data (JSON)

Full registry record with provenance metadata. Open directly: /api/doc/10.5594-M001387.json

Reference Tree

Explore all references and references to this document, as a navigable tree.

Open Reference Tree

Reference this Doc

Plain text (ISO 690 compliant)

Preview:

Michael W. Bruns, Martin A. Hunt, Lin Tong, and Keith Bindloss; A New Programming Methodology for Rapid Deployment of Computationally Intensive Broadcast Codecs, SMPTE Meetings and Conferences ( October 2010); SMPTE, 2010. Available at https://doi.org/10.5594/M001387

Snippet:

Michael W. Bruns, Martin A. Hunt, Lin Tong, and Keith Bindloss; A New Programming Methodology for Rapid Deployment of Computationally Intensive Broadcast Codecs, SMPTE Meetings and Conferences ( October 2010); SMPTE, 2010. Available at https://doi.org/10.5594/M001387

HTML (ISO 690 compliant)

Preview:

Snippet:

<span class="citation">Michael W. Bruns, Martin A. Hunt, Lin Tong, and Keith Bindloss; <cite>A New Programming Methodology for Rapid Deployment of Computationally Intensive Broadcast Codecs</cite>, SMPTE Meetings and Conferences ( October 2010); SMPTE, 2010. Available at <a href="https://doi.org/10.5594/M001387" target="_blank" rel="noopener">https://doi.org/10.5594/M001387</a></span>

SMPTE's HTML Pub

Preview:

Snippet:

<li>
Michael W. Bruns, Martin A. Hunt, Lin Tong, and Keith Bindloss; <cite id="bib-10-5594-m001387">A New Programming Methodology for Rapid Deployment of Computationally Intensive Broadcast Codecs</cite>, SMPTE Meetings and Conferences ( October 2010); SMPTE, 2010
<span class="doi">10.5594/M001387</span>
</li>